



**P-Channel Enhancement-Mode  
Vertical DMOS FETs**

**Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
				TO-243AA*	Die†
-20V	2.0Ω	-2.4V	-2.0A	TP2502N8	TP2502ND

\* Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

† MIL visual screening available.

**Product marking for TO-243AA**

**TP5L\***

Where \* = 2-week alpha date code

**Features**

- Low threshold — -2.4V max.
- High input impedance
- Low input capacitance — 125pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

**Applications**

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

**Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

**Low Threshold DMOS Technology**

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Package Option**

TO-243AA  
(SOT-89)

Note: See Package Outline section for dimensions.

# Thermal Characteristics

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-243AA	-630mA	-3.3A	1.6W†	15	78†	-630mA	-3.3A

\* I<sub>D</sub> (continuous) is limited by max rated T<sub>J</sub>.

† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P<sub>D</sub> increase possible on ceramic substrate.

# Electrical Characteristics (@ 25°C unless otherwise specified)



Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-20			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -2.0mA
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0		-2.4	V	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -1.0mA
ΔV <sub>GS(th)</sub>	Change in V <sub>GS(th)</sub> with Temperature		3.0	4.5	mV/°C	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -1.0mA
I <sub>GSS</sub>	Gate Body Leakage			-100	nA	V <sub>GS</sub> = ± 20V, V <sub>DS</sub> = 0V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-100	μA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating
				-10	mA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0.8 Max Rating T <sub>A</sub> = 125°C
I <sub>D(ON)</sub>	ON-State Drain Current	-0.4	-0.7		A	V <sub>GS</sub> = -5.0V, V <sub>DS</sub> = -15V
		-2.0	-3.3			V <sub>GS</sub> = -10V, V <sub>DS</sub> = -15V
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance		2.0	3.5	Ω	V <sub>GS</sub> = -5.0V, I <sub>D</sub> = -250mA
			1.5	2.0		V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A
ΔR <sub>DS(ON)</sub>	Change in R <sub>DS(ON)</sub> with Temperature		0.75	1.2	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A
G <sub>FS</sub>	Forward Transconductance	0.3	0.65		∅	V <sub>DS</sub> = -15V, I <sub>D</sub> = -1.0A
C <sub>ISS</sub>	Input Capacitance			125	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -20V f = 1.0 MHz
C <sub>OSS</sub>	Common Source Output Capacitance			70		
C <sub>RSS</sub>	Reverse Transfer Capacitance			25		
t <sub>d(ON)</sub>	Turn-ON Delay Time			10	ns	V <sub>DD</sub> = -20V, I <sub>D</sub> = -1.0A, R <sub>GEN</sub> = 25Ω
t <sub>r</sub>	Rise Time			11		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			15		
t <sub>f</sub>	Fall Time			12		
V <sub>SD</sub>	Diode Forward Voltage Drop		-1.3	-2.0	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -1.5A
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -1.5A

**Notes:**

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)


2.All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



# Typical Performance Curves

