# 1-bit 4-bit Address Register / Driver with 3-state Outputs

# HITACHI

ADE-205-195 (Z) Preliminary 1st. Edition March 1998

#### Description

This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V V<sub>CC</sub> operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input. When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output enable ( $\overline{OE}$ ) controls. Each  $\overline{OE}$  controls two groups of nine outputs. When SEL is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.  $\overline{OE}$  controls operate the same as in buffer mode. When  $\overline{OE}$  is logic low, the outputs are in a normal logic state (high or low logic level). When  $\overline{OE}$  is logic high, the outputs are in the high impedance state. To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup registor; the minimum value of the registor is determined by the current sinking capability of the driver. SEL and  $\overline{OE}$  do not affect the internal operation of the flip flops. Old data can be retained or new data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to 12 mA, include 26  $\Omega$  resistors to reduce overshoot and undershoot.

#### Features

- $V_{CC} = 2.3 \text{ V} \text{ to } 3.6 \text{ V}$
- Typical V<sub>OL</sub> ground bounce < 0.8 V (@V<sub>CC</sub> = 3.3 V, Ta = 25°C)
- Typical  $V_{OH}$  undershoot > 2.0 V (@V<sub>CC</sub> = 3.3 V, Ta = 25°C)
- High output current  $\pm 12 \text{ mA} (@V_{CC} = 3.0 \text{ V})$
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
- All outputs have equivalent 26  $\Omega$  series resistors, so no external resistors are required.



# **Function Table**

Inputs	Output Y			
OE	SEL	CLK	Α	
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	Н	Н

H : High level

L : Low level

X : Immaterial

Z : High impedance

 $\uparrow$  : Low to high transition

# **Pin Arrangement**

4Y1 1	80 1Y2
	79 2Y2
	79 212 78 GND
2Y1 4	77 3Y2
GND 3 2Y1 4 1Y1 5 V <sub>CC</sub> 6	76 4Y2
V <sub>CC</sub> 6	75 Vcc
NC 7	74 1Y3
A1 8	73 2Y3
GND 9	72 GND
NC 10	71 3Y3
A2 11	70 4Y3
GND 12	69 GND
NC 13	68 1Y4
A3 14	67 2Y4
V <sub>cc</sub> 15	66 V <sub>CC</sub>
	65 3Y4
NC 16	
A4 17	64 4Y4
GND 18	63 GND
CLK 19	62 1Y5
OE1 20	<u>61</u> 2Y5
OE2 21	60 3Y5
SEL 22	59 4Y5
GND 23	58 GND
A5 24	57 1Y6
A6 25	56 2Y6
V <sub>CC</sub> 26	55 V <sub>CC</sub>
A7 27	54 3Y6
NC 28	53 4Y6
GND 29	52 GND
A8 30	51 1Y7
NC 31	50 2Y7
GND 32	49 GND
A9 33	48 3Y7 47 4Y7
NC 34	47 4Y7
V <sub>CC</sub> 35	46 V <sub>CC</sub> 45 1Y8 44 2Y8
4Y9 <u>36</u>	45 1Y8
3Y9 <u>37</u>	44 2Y8
GND 38	43 GND 42 3Y8
2Y9 39	
1Y9 <u>40</u>	41 4Y8
	(Top view)

### **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions	
Supply voltage	V <sub>cc</sub>	-0.5 to 4.6	V		
Input voltage <sup>*1</sup>	V	-0.5 to 4.6	V		
Output voltage *1, 2	Vo	–0.5 to V <sub>cc</sub> +0.5	V		
Input clamp current	I <sub>IK</sub>	-50	mA	V <sub>1</sub> < 0	
Output clamp current	Ι <sub>οκ</sub>	±50	mA	$V_{\rm o}$ < 0 or $V_{\rm o}$ > $V_{\rm cc}$	
Continuous output current	I <sub>o</sub>	±50	mA	$V_{o} = 0$ to $V_{cc}$	
V <sub>cc</sub> , GND current / pin	$I_{\rm CC}$ or $I_{\rm GND}$	±100	mA		
Maximum power dissipation at Ta = 55°C (in still air) <sup>'3</sup>	P <sub>T</sub>	1	W	TVSOP	
Storage temperature	T <sub>stg</sub>	-65 to 150	°C		

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V <sub>cc</sub>	2.3	3.6	V	
Input voltage	V	0	V <sub>cc</sub>	V	
Output voltage	Vo	0	V <sub>cc</sub>	V	
High level output current	I <sub>он</sub>	—	-6	mA	$V_{cc} = 2.3 V$
		_	-8		V <sub>cc</sub> = 2.7 V
		_	-12		V <sub>cc</sub> = 3.0 V
Low level output current	I <sub>ol</sub>	—	6	mA	$V_{cc} = 2.3 V$
		_	8		V <sub>cc</sub> = 2.7 V
		_	12		V <sub>cc</sub> = 3.0 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	10	ns / V	
Operating temperature	T <sub>a</sub>	-40	85	°C	

#### **Recommended Operating Conditions**

Note: Unused control inputs must be held high or low to prevent them from floating.

### Logic Diagram



Item	Symbol	V <sub>cc</sub> (V)	Min	Мах	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_	_	
	V <sub>IL</sub>	2.3 to 2.7	_	0.7		
		2.7 to 3.6	_	0.8	_	
Output voltage	V <sub>OH</sub>	2.3 to 3.6	V <sub>cc</sub> -0.2	_	V	I <sub>OH</sub> = -100 μA
		2.3	1.9	_	_	$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.3	1.7	_		$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.7	2.4	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_	_	$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_		$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	V <sub>ol</sub>	2.3 to 3.6	_	0.2		I <sub>oL</sub> = 100 μA
		2.3	_	0.4	_	$I_{oL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	_	0.55		$I_{ol} = 6 \text{ mA}, V_{ll} = 0.7 \text{ V}$
		3.0	_	0.55		$I_{ol} = 6 \text{ mA}, V_{ll} = 0.8 \text{ V}$
		2.7	_	0.6		$I_{oL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	0.8		I <sub>oL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V
Input current	I <sub>IN</sub>	3.6	_	±5	μΑ	$V_{IN} = V_{CC}$ or GND
	I IN (hold)	2.3	45	_		V <sub>IN</sub> = 0.7 V
		2.3	-45	_		V <sub>IN</sub> = 1.7 V
		3.0	75	_		V <sub>IN</sub> = 0.8 V
		3.0	-75	_		V <sub>IN</sub> = 2.0 V
		3.6	_	±500		$V_{IN} = 0$ to 3.6 V <sup>*1</sup>
Off state output current	I <sub>oz</sub>	3.6	_	±10	μΑ	$V_{OUT} = V_{CC}$ or GND
Quiescent supply current	I <sub>cc</sub>	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	$\Delta I_{cc}$	3.0 to 3.6	_	750	μA	$V_{IN}$ = one input at (V <sub>cc</sub> -0.6) V, other inputs at V <sub>cc</sub> or GND

### **Electrical Characteristics** (Ta = -40 to $85^{\circ}$ C)

Note: 1. This is the bus hold maximum dynamic current required to switch the input from one state to another.


ltem	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	$f_{max}$	2.5±0.2	150			MHz		
		2.7	150	—	—			
		3.3±0.3	150	—	—			
Propagation delay time	t <sub>PLH</sub>	2.5±0.2	1.1	—	4.7	ns	А	Y
	t <sub>PHL</sub>	2.7	—	—	4.8			
		3.3±0.3	1.5	—	4.3			
		2.5±0.2	1.0	—	5.3		CLK	Y
		2.7	_		5.3			
		3.3±0.3	1.4	_	4.7			
		2.5±0.2	1.1		6.0	_	SEL	Y
		2.7	_		6.2	_		
		3.3±0.3	1.5		4.8	_		
Output enable time	t <sub>zH</sub>	2.5±0.2	1.0	_	5.9	ns	ŌĒ	Y
	t <sub>zL</sub>	2.7	_	_	5.9	_		
		3.3±0.3	1.1	_	5.1			
Output disable time	t <sub>HZ</sub>	2.5±0.2	1.4	_	6.3	ns	ŌĒ	Y
	t <sub>LZ</sub>	2.7	_		5.4	_		
		3.3±0.3	1.6		5.1	_		
Setup time	t <sub>su</sub>	2.5±0.2	2.0			ns		
		2.7	2.0	_				
		3.3±0.3	1.6			_		
Hold time	t <sub>h</sub>	2.5±0.2	0.7		_	ns		
		2.7	0.5	_		_		
		3.3±0.3	1.1		_			
Pulse width	t <sub>w</sub>	2.5±0.2	3.3		_	ns		
		2.7	3.3		_			
		3.3±0.3	3.3		_			
Input capacitance	CIN	3.3	_	4.5	_	pF	Control in	outs
		3.3	_	5.0	_		Data input	S
Output capacitance	Co	3.3	_	7.5		pF		

# **Switching Characteristics** (Ta = -40 to $85^{\circ}$ C)


# **Switching Characteristics** (Ta = 0 to $65^{\circ}$ C)

Item	Symbol V <sub>cc</sub> (V) Min	n Typ	Мах	Unit	FROM (Input)	TO (Output)
Propagation delay time	t <sub>PLH</sub> , t <sub>PHL</sub> 3.3±0.15 1.9	) —	4.5	ns	CLK	Υ


### **Test Circuit**




#### Waveforms - 1



#### Waveforms - 2




#### Waveforms - 3



4. The output are measured one at a time with one transition per measurement.

### **Package Dimensions**

Unit : mm



#### Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109 NorthAmerica URL http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/indx.htm Japan For further information write to: Hitachi Semiconductor Hitachi Europe GmbH Hitachi Asia Pte. Ltd. (America) Inc. Electronic components Group 16 Collyer Quay #20-00 179 East Tasman Drive, Dornacher Stra§e 3 Hitachi Tower San Jose,CA 95134 D-85622 Feldkirchen, Munich Singapore 049318 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Germany Tel: 535-2100 Tel: <49> (89) 9 9180-0 Fax: 535-1533 Fax: <49> (89) 9 29 30 00

 Fax: <49> (89) 9 29 30 00
 Hita

 Hitachi Europe Ltd.
 Hita

 Electronic Components Group.
 Taip

 Whitebrook Park
 3F,

 Lower Cookham Road
 Tun

 Maidenhead
 Tel:

 Berkshire SL6 8YA, United Kingdom
 Fax

 Tel: <44> (1628) 585000

 Fax: <44> (1628) 778322

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

HITACHI

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.